Bild 1 von 1
Bild 1 von 1
Symbolische Analyse und Reduktion von VLSI-Schaltungen von Zhanhai Qin (englisch) Paperb-
US $123,68
Ca.EUR 111,10
Artikelzustand:
Neu
Neues, ungelesenes, ungebrauchtes Buch in makellosem Zustand ohne fehlende oder beschädigte Seiten. Genauere Einzelheiten entnehmen Sie bitte dem Angebot des Verkäufers.
3 verfügbar
Versand:
Kostenlos Economy Shipping.
Standort: Fairfield, Ohio, USA
Lieferung:
Lieferung zwischen Di, 8. Okt und Di, 15. Okt nach 43230 bei heutigem Zahlungseingang
Rücknahme:
30 Tage Rückgabe. Käufer zahlt Rückversand.
Zahlungen:
Sicher einkaufen
Der Verkäufer ist für dieses Angebot verantwortlich.
eBay-Artikelnr.:395144538825
Artikelmerkmale
- Artikelzustand
- ISBN-13
- 9781441936714
- Book Title
- Symbolic Analysis and Reduction of VLSI Circuits
- ISBN
- 9781441936714
- Subject Area
- Technology & Engineering
- Publication Name
- Symbolic Analysis and Reduction of Vlsi Circuits
- Publisher
- Springer
- Item Length
- 9.3 in
- Subject
- Electronics / Circuits / Vlsi & Ulsi, Electrical
- Publication Year
- 2010
- Type
- Textbook
- Format
- Trade Paperback
- Language
- English
- Item Weight
- 16.7 Oz
- Item Width
- 6.1 in
- Number of Pages
- Xxiv, 284 Pages
Über dieses Produkt
Product Identifiers
Publisher
Springer
ISBN-10
1441936718
ISBN-13
9781441936714
eBay Product ID (ePID)
109163141
Product Key Features
Number of Pages
Xxiv, 284 Pages
Publication Name
Symbolic Analysis and Reduction of Vlsi Circuits
Language
English
Publication Year
2010
Subject
Electronics / Circuits / Vlsi & Ulsi, Electrical
Type
Textbook
Subject Area
Technology & Engineering
Format
Trade Paperback
Dimensions
Item Weight
16.7 Oz
Item Length
9.3 in
Item Width
6.1 in
Additional Product Features
Intended Audience
Scholarly & Professional
Dewey Edition
22
Number of Volumes
1 vol.
Illustrated
Yes
Dewey Decimal
621.39/5
Table Of Content
Fundamentals.- Basics Of Circuit Analysis.- Linear VLSI Circuits.- Model-Order Reduction.- Generalized Y-? Transformation -- Fundamental Theory.- Generalized Y-? Transformation -- Advance Topics.- Y-? Transformation: Application I -- Model Stabilization.- Y-? Transformation: Application II -- Realizable Parasitic Reduction.- Analog VLSI Circuits.- Topological Analysis of Passive Networks.- Exact Symbolic Analysis Using Determinant Decision Diagrams.- S-Expanded Determinant Decision Diagrams for Symbolic Analysis.- DDD Based Approximation for Analog Behavioral Modeling.- Hierarchical Symbolic Analysis and Hierarchical Model Order Reduction.
Synopsis
Symbolic analysis is an intriguing topic in VLSI designs. The analysis methods are crucial for the applications to the parasitic reduction and analog circuit evaluation. However, analyzing circuits symbolically remains a challenging research issue. Therefore, in this book, we survey the recent results as the progress of on-going works rather than as the solution of the field. For parasitic reduction, we approximate a huge amount of electrical parameters into a simplified RLC network. This reduction allows us to handle very large integrated circuits with given memory capacity and CPU time. A symbolic analysis approach reduces the circuit according to the network topology. Thus, the designer can maintain the meaning of the original network and perform the analysis hierarchically. For analog circuit designs, symbolic analysis provides the relation between the tunable parameters and the characteristics of the circuit. The analysis allows us to optimize the circuit behavior. The book is divided into three parts. Part I touches on the basics of circuit analysis in time domain and in s domain. For an s domain expression, the Taylor's expansion with s approaching infinity is equivalent to the time domain solution after the inverse Laplace transform. On the other hand, the Taylor's expansion when s approaches zero derives the moments of the output responses in time domain. Part II focuses on the techniques for parasitic reduction. In Chapter 2, we present the approximation methods to match the first few moments with reduced circuit orders. In Chapter 3, we apply the Y-Delta transformation to reduce the dynamic linear network. The method finds the exact values of the low order coefficients of the numerator and denominator of the transfer function and thus matches part of the moments. In Chapter 4, we handle two major issues of the Y-Delta transformation: common factors in fractional expressions and round-off errors. Chapter 5 explains the stability of the reduced expression, in particular the Ruth-Hurwitz Criterion. We make an effort to describe the proof of the Criterion because the details are omitted in most of the contemporary textbooks. In Chapter 6, we present techniques to synthesize circuits to approximate the reduced expressions after the transformation. In Part III, we discuss symbolic generation of the determinants and cofactors for the application to analog designs. In Chapter 7, we depict the classical topological analysis approach. In Chapter 8, we describe a determinant decision diagram approach that exploits the sparsity of the matrix to accelerate the computation. In Chapter 9, we take only significant terms when we search through determinant decision diagram to approximate the solution. In Chapter 10, we extend the determinant decision diagram to a hierarchical model. The construction of the modules through the hierarchy is similar to the Y-Delta transformation in the sense that a byproduct of common factors appears in the numerator and denominator. Therefore, we describe the method to prune the common factors., The IC industry, including digital and analog circuit design houses, electrical design automation software vendors, library and IP providers face significant challenges in designing nanometer VLSI systems. The design productivity gap between nanometer VLSI technologies and today's design capabilities mainly comes from the exponentially growing complexity of VLSI systems due to relentless pressures for higher integration. The physical effects on the performance and reliability of these systems are becoming more pronounced. So efficient modelling and reduction of both the passive and active circuits is essential for hierarchical and IP-based reuse design paradigms. Symbolic Analysis and Reduction of VLSI Circuits presents the symbolic approach to the modeling and reduction of both the passive parasitic linear networks and active analog circuits. It reviews classic symbolic analysis methods and presents state-of-art developments for interconnect reduction and the behavioral modeling of active analog circuits. The text includes the most updated discoveries such as Y-Delta transformation and DDD-graph symbolic representation, which allow analysis and modeling of much larger circuitry than ever before.
LC Classification Number
TK1-9971
Artikelbeschreibung des Verkäufers
Rechtliche Informationen des Verkäufers
Premier Books LLC
David Taylor
26C Trolley Sq
19806-3356 Wilmington, DE
United States
Ich versichere, dass alle meine Verkaufsaktivitäten in Übereinstimmung mit allen geltenden Gesetzen und Vorschriften der EU erfolgen.
Beliebte Kategorien in diesem Shop
Angemeldet als gewerblicher Verkäufer
Verkäuferbewertungen (1.032.729)
- l***c (227)- Bewertung vom Käufer.Letzter MonatBestätigter KaufBook came packaged well to avoid damage, in great condition. Not sure if the seller delayed shipping or if usps didn’t update the shipping, which is highly likely. Still received and we are happy with our purchase. I had trouble looking up tracking due to the company they used but seller found usps tracking and sent that over quickly. Sellers communication was excellent. Would buy from again. Item as described.
- t***n (2908)- Bewertung vom Käufer.Letzter MonatBestätigter KaufI don't give negatives; However, description was not correct; No price guide was included in this book.As you will see in book pic shown; title states price guide included, no price guide inside. Communication poor, description, no communication price guide missing from this book. Shipping time was weeks before it was even shipped. Blamed the shipping on warehouse. You own & operate a business; your warehouse is not up to standards you change who you do business with. It's your responsibility.
- -***6 (133)- Bewertung vom Käufer.Letzte 6 MonateBestätigter KaufItem arrived as described and adequately packaged. Ridiculously long shipping time. Seller posts incorrect tracking number and lists the item as shipped. Contacted seller for correct tracking, received a new tracking number with the warning that the number won’t be “live” until the item is shipped. Will you get your item? Yeah, probably. Count on it being delivered 2-3 weeks longer than expected.
Produktbewertungen & Rezensionen
Noch mehr entdecken:
- Nachschlagewerke und Lexikons auf English,
- Shades-of-Grey-Belletristik - Bücher,
- Deutsche Bücher Shades-of-Grey-Belletristik,
- El-James-Shades-of - Grey-Belletristik-Bücher,
- Masters of the Universe Jugendliche Hörbücher und Hörspiele,
- Masters of the Universe Jugendliche Hörbücher und Hörspiele,
- Masters-of-the-Universe - Europa-Editions Hörbücher und Hörspiele,
- Masters of the Universe Jugendliche Hörbücher und Hörspiele auf Deutsch,
- Hörbücher und Hörspiele Masters of the Universe Buchreihe Deutsche Kassette,
- Masters of the Universe Buchreihe Kassette Hörbücher und Hörspiele mit Kinder- & Jugendliteratur